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Organic ﬁeld-eﬀect transistors (OFETs) typically exhibit either a high charge transport mobility or a high charge den-
sity. Here we demonstrate an OFET in which both the mobility and the charge density have high values of 0.1 cm2/V s and
28 mC/m2, respectively. The high charge density is induced by the ferroelectric polarization of the gate dielectric
poly(vinylidene ﬂuoride/triﬂuoroethylene). The high mobility is achieved in a regioregular poly(3-hexylthiophene) semi-
conductor using a transistor with a top-gate layout that inherently exhibits a smooth semiconductor–dielectric interface.
The combination of high mobility and charge density yields a record conductance value for polymer-based FETs of 0.3 lS.
 2005 Elsevier B.V. All rights reserved.
PACS: 72.80.Le; 77.84.Jd; 85.30.Tv
Keywords: Poly(3-hexylthiophene); Ferroelectric polymer; Field-eﬀect transistor1. Introduction
Organic ﬁeld-eﬀect transistors (OFETs) have
reached a technological level where they might be
applied in a number of products, ranging from
RFID tags to active-matrix (AM) driven displays.
Active-matrix electronic-paper displays driven by
OFETs have recently been demonstrated [1], and
application of OFETs for AM liquid crystal dis-
plays is also considered. An inherent disadvantage1566-1199/$ - see front matter  2005 Elsevier B.V. All rights reserved
doi:10.1016/j.orgel.2005.11.007
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50 363 8751.
E-mail addresses: r.c.g.naber@rug.nl (R.C.G. Naber),
p.w.m.blom@rug.nl (P.W.M. Blom).of organic FETs is that the current driving capabil-
ity is limited by the relatively low mobility, as
compared to their inorganic counterparts. A high
current response/conductance is advantageous for
driving organic light-emitting diodes (OLEDs) and
it reduces the charging time of gate capacitors in
integrated circuits. The conductance is determined
by the product of charge carrier density in the chan-
nel, governed by the capacitance of the gate dielec-
tric, and the charge carrier mobility. In a recent
demonstration of an AM driven OLED display
pentacene-based drive transistors were used, exhibi-
ting a conductance of typically 0.2 lS [2]. These
pentacene FETs make use of the high carrier
mobility of 0.6 cm2/V s that can be achieved in.
Fig. 1. (a) The top-gate transistor layout. (b) The topography of
an annealed rr-P3HT layer, as measured with an AFM. The area
is 3 · 3 lm2.
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question is whether such a large conductance can
also be achieved in solution-processed polymer
transistors, of which the mobility is at least an order
of magnitude lower as compared to their small-
molecule based counterparts. For this a large carrier
density and carrier mobility needs to be combined in
one single polymer transistor.
One way to increase the maximum charge carrier
density is by increasing the capacitance of the gate
dielectric. It has been shown that the high capaci-
tance of a polymer electrolyte can induce a charge
density of 3 C/m2 [3], but only in combination with
a strongly limited carrier mobility of 4 · 104 cm2/
V s in pentacene, which results in a low conductance
value of 0.07 lS. Another approach is to use a thin
polymer ﬁlm with a high dielectric constant k [4].
One promising candidate material is polyvinylidene
ﬂuoride (PVDF) and its co- and terpolymers
because it has a high dielectric constant and dielec-
tric strength [5]. A pentacene-based transistor using
a PVDF terpolymer gate dielectric with a mobility
of 1 cm2/V s has been demonstrated [6]. However,
the transistor was made with a low-k buﬀer layer
on top of the dielectric which lowered the eﬀective
k-value by 50%. The buﬀer layer was necessary
because of the high surface roughness of the dielec-
tric layer, which would have lowered the mobility
due to charge trapping eﬀects inside roughness val-
leys at the dielectric–semiconductor interface [7].
Field-eﬀect transistors based on pentacene and reg-
ioregular poly(3-hexylthiophene) (rr-P3HT) with a
PVDF gate dielectric without a buﬀer layer have
also been demonstrated [8,9]. The highest mobility
was 8 · 103 cm2/V s in rr-P3HT, which was
obtained using a PVDF gate dielectric with a sur-
face roughness of 5 nm [9]. In recent literature the
reported mobility of rr-P3HT is most often higher
than 1 · 102 cm2/V s [10]. The fact that the mobil-
ity of rr-P3HT is generally higher conﬁrms that the
mobility on PVDF without a buﬀer layer is limited
by the surface roughness of PVDF. In this manu-
script we demonstrate that a top-gate transistor lay-
out enables a smooth interface between rr-P3HT
and PVDF copolymer poly(vinylidene ﬂuoride/trif-
uoroethylene) (P(VDF-TrFE)). The change from a
bottom-gate to a top-gate layout is a more expedi-
ent solution to the roughness problem than using
a buﬀer layer, because it does not lower the eﬀective
k-value of the gate dielectric. With the top-gate
transistor layout a semiconductor mobility of
0.1 cm2/V s is obtained in rr-P3HT, which is anincrease of about one order of magnitude. Further-
more, we demonstrate that a charge density of
28 mC/m2 is induced by the ferroelectric and dielec-
tric polarization of P(VDF-TrFE). The combina-
tion of high mobility and charge density induces a
large conductance of 0.3 lS. It is this large conduc-
tance value that makes the transistors applicable as
drive transistors in active-matrix OLED displays
[2,11].
2. Experimental
The top-gate ﬁeld-eﬀect transistor layout is
shown in Fig. 1(a), with silver source, drain and gate
electrodes and a P(VDF-TrFE) gate dielectric ﬁlm
on top of the rr-P3HT semiconductor ﬁlm. The
transistors were prepared upon clean glass sub-
strates onto which silver source–drain electrodes
were deposited with shadow mask evaporation,
using a wire to create the channel. The substrates
were subsequently annealed at 140 C in air to
increase the adhesion. The workfunction of the
annealed silver measured with a Kelvin probe was
4.4 eV. Regioregular poly(3-hexylthiophene) (elec-
tronic grade; 98.5% regioregular; Rieke Metals,
Inc.) was puriﬁed as described in a previous report
[9]. Chloroform solutions were spin coated in a N2
ﬁlled glovebox. A rotation speed of 4000 rpm was
used to minimize the surface roughness. The layer
134 R.C.G. Naber et al. / Organic Electronics 7 (2006) 132–136thickness was typically 60 nm. The samples were
subsequently annealed in a vacuum oven at 140 C
to enhance the crystallinity of the rr-P3HT. The
topography of an annealed rr-P3HT layer as mea-
sured with an AFM is presented in Fig. 1(b). The
root-mean-square roughness derived is about
0.7 nm. On top of this layer, the gate dielectric
was applied by spin coating ﬁltered 2-butanone
solutions of either polytriﬂuoroethylene (PTrFE)
or poly(vinylidene ﬂuoride-triﬂuoroethylene) 65–
35 mol% random copolymer (Solvay, Belgium). It
is crucial in this step that the semiconductor layer
does not dissolve in the solvent 2-butanone. A
solubility test showed no coloration of this colorless
solvent after prolonged stirring, indicating that
2-butanone is a non-solvent to rr-P3HT. The
samples were annealed again in a vacuum oven at
138 C to enhance the crystallinity of the gate dielec-
tric. The transistors were ﬁnalized by evaporation of
silver gate electrodes. Current transport measure-
ments were performed in dark and vacuum using
a Keithley 4200 semiconductor analyzer. Polymer
layer thicknesses were determined using a Dektak
proﬁlometer.
3. Results and discussion
Fig. 2 shows a typical transfer curve measure-
ment of a top-gate ferroelectric FET (FeFET) as
depicted in Fig. 1(a). The drain current has a
bistability at zero gate bias due to the ferroelectricFig. 2. Hysteretic transfer curve measurement on a top-gate
FeFET with P(VDF-TrFE) as the gate dielectric and rr-P3HT as
the semiconductor. The gate insulator layer thickness and
dielectric capacitance are 1.8 lm and 5.5 nF/cm2, respectively.
The drain voltage VD, channel length L and width W are 5 V,
30 lm and 6 mm, respectively.polarization of the gate dielectric, similar to the
results obtained for FeFETs with a bottom-gate
layout and a poly(p-phenylene vinylene) derivative
as the semiconductor [12]. The charge transport
mobility value derived from the drain current slope
in the on-state at zero gate bias is 0.12 cm2/V s. We
can compare this mobility value to the results
obtained by us with rr-P3HT bottom-gate FeFETs
because all the active materials used were identical
[9]. The mobility for the bottom-gate FeFETs was
8 · 103 cm2/V s which shows that changing the
transistor layout from a bottom-gate to a top-gate
geometry increases the mobility by more than one
order of magnitude. The mobility increase can be
explained by the semiconductor interface roughness
of the transistors. For the bottom-gate transistors,
this roughness is determined by the surface rough-
ness of 5 nm of P(VDF-TrFE), but for the top-gate
transistors it is determined by the roughness of
0.7 nm of rr-P3HT. The surface roughness of the
bottom layers determine the semiconductor inter-
face roughness, because the bottom layers are
insoluble in the solvents used for depositing the
second layer (see Section 2).
In Fig. 3, the induced charge density in the
FeFET is estimated by comparing the current
response of non-ferroelectric with ferroelectric
FETs. The non-ferroelectric FETs were preparedFig. 3. Estimation of the remanent charge density q in a FeFET,
using data from Fig. 2 (squares) and transfer curve measurements
on a similar transistor but with a non-ferroelectric PTrFE gate
dielectric (circles). By extrapolating the current response of the
non-ferroelectric FET, we obtain a model curve. A surface charge
of 20 mC/m2 is added to the FeFET data to match the model
curve. Semiconductor channel conductance G is deﬁned by (LID)/
(WVD). The charge density q is equal to the product of gate
voltage VG and dielectric capacitance per unit area Ci.
Fig. 4. Current–voltage characteristic of a FeFET (circles)
identical to the FeFET in Fig. 2 at a gate voltage of 100 V
and the ﬁt obtained with Eq. (2), a charge density value of 25 mC/
m2 and a mobility value of 0.15 cm2/V s.
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ﬂuoroethylene (PTrFE) as the gate dielectric.
PTrFE is a highly polar ﬂuoropolymer with the
same dielectric constant as P(VDF-TrFE), but it
has a negligible ferroelectric polarization [12]. In
this way, an estimate of 20 mC/m2 is obtained for
the induced charge in the FeFET at zero gate bias.
This value is consistent with a previous value of
18 mC/m2 found for FeFETs with a poly(p-pheny-
lene vinylene) derivative as the semiconductor [12].
At a gate voltage of 150 V the induced charge
increases to 28 mC/m2. This induced surface charge
density is a high value compared to what can be
obtained with conventional Si++/SiO2 transistors,
because these transistors are limited by the dielectric
breakdown of SiO2 at high applied ﬁelds [12]. The
maximum conductance in Fig. 3 is 0.3 lS which to
our knowledge is the largest value ever reported
for a semiconducting polymer. The large conduc-
tance is a consequence of the high semiconductor
mobility and induced charge density because it is
the product of these two.
Having determined the charge density in the
FeFET, we can conﬁrm the linear mobility value
using the current–voltage characteristics of the
FeFET and
ID ¼ WL lCiðV G  V TÞV D; ð1Þ
which is the standard equation for a FET operating
in the linear regime [13]. We can neglect the thresh-
old voltage in Eq. (1) because the eﬀective gate volt-
age, that consists of an applied gate voltage and the
ferroelectric polarization, is high. If we also replace
the product of VG and Ci by the induced charge
density q we obtain
ID ¼ WL lqV D. ð2Þ
Fig. 4 presents the current–voltage characteristic
of the FeFETs at a gate voltage of 100 V, operat-
ing in the linear regime. Using a q value of 25 mC/
m2, extracted from Fig. 3 for a gate voltage of
100 V, we obtain a good ﬁt with Eq. (2) for a
mobility value of 0.15 cm2/V s. This value conﬁrms
the mobility value derived from Fig. 2. Fig. 4 also
demonstrates the high current response of the tran-
sistor in the milliamp regime that enables it to drive
organic light-emitting diodes. For practical applica-
tions the gate voltage of 100 V would need to be
reduced by using a thinner gate dielectric. FeFETs
with a gate dielectric thickness of 200 nm have beendemonstrated [9], which would reduce the gate volt-
age from 100 V to 11 V.
An increase of the k-value of the gate dielectric
generally leads to a sharp decrease of the mobility
of organic semiconductors [14]. This decrease is
due to the dipolar disorder inside polar dielectrics
which broadens the density of states and ultimately
increases the energy barrier for hopping transport.
The highest mobility reported for rr-P3HT is
0.3 cm2/V s [15]. Considering the k-value of
P(VDF-TrFE) of 11 and the dependence of the
mobility on the k-value of the gate dielectric, a max-
imum semiconductor mobility of 0.03 cm2/V s is
expected for a FeFET. This is about one order of
magnitude lower than the observed mobility of
0.1 cm2/V s in the FeFET. However, the charge
density in the FeFET has a high value and the
mobility of most organic semiconductors increases
with the charge density [16]. The high charge density
can therefore explain the high mobility in the
FeFET.
We note that a recent report demonstrated a
transistor that is similar to the one presented here
[17]. However, the measurement results are dissimi-
lar to the present results: the rr-P3HT charge trans-
port mobility and the maximum conductance had
low values of 3.4 · 103 cm2/V s and 9 nS, respec-
tively; the gate bias attenuates the drain current by
a factor of 2.5, while the on/oﬀ ratio in Fig. 2 is
104; the gate insulator leakage current was
200 mA/m2 (=2 · 105 A/cm2) at an applied ﬁeld
of 25 MV/m (=250 kV/cm), which is 100 times
136 R.C.G. Naber et al. / Organic Electronics 7 (2006) 132–136higher than our result of 2 mA/m2 at an applied
ﬁeld of 90 MV/m [9]. The lower performance sug-
gests an adverse eﬀect caused by a suboptimal
device processing.
4. Conclusions
We have shown that the mobility of a transistor
with rr-P3HT as the semiconductor and P(VDF-
TrFE) as the gate dielectric was increased by an
order of magnitude to 0.1 cm2/V s by using a top-
gate transistor layout, because this reduces the semi-
conductor–dielectric interface roughness from 5 to
0.7 nm. A high charge density of 28 mC/m2 was
induced by the polarizable gate dielectric which
led to a record conductance value for polymer FETs
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